analysis of clocked sequential logic circuits